ESD Implantations for On-Chip ESD Protection With Layout Consideration in 0.18-<tex>$muhbox m$</tex>Salicided CMOS Technology
200529 citationsJournal Article
Field-Weighted Citation Impact: 2.13
ESD Implantations for On-Chip ESD Protection With Layout Consideration in 0.18-<tex>$muhbox m%samp;lt;/tex>Salicided CMOS Technology | Researchclopedia