SLM-based reconfigurable test apparatus for integrated photonic logic circuits

Integrated all-optical logic circuits, an attractive platform for hardware accelerators, can have complicated I/O configurations. We demonstrate an SLM-based reconfigurable testbed that avoids the need to realign the access fibers for different circuit instances.