Wafer-scale technology for the integration of molybdenum disulfide into vertical electronic device structures

Abstract Two-dimensional (2D) materials, in particular transition metal dichalcogenides (TMDCs), have been recognized as material class with great potential for future electronic devices. However, to realize the potential of these materials, technology processes are needed that allow wafer-scale fabrication to integrate 2D materials into electronic devices. This paper presents such technology. A wafer-scale sputter deposition process of MoS 2 is presented, which enables a homogeneous coating of SiO 2 wafers. Based on this process, a technology is presented that allows the fabrication of two-terminal devices of different area dimensions at wafer scale. As a critical technological step, the passivation of the MoS 2 layer, in particular, is examined more closely by means of automated electrical measurements at wafer level and chemical–structural investigations using scanning transmission electron microscopy (STEM), among others. We show that the electronic properties of devices with insufficient passivation change significantly. Thus, a protection of the MoS 2 layer during fabrication and for the final operation is of particular importance. By taking this into account, the here designed device technology shows a way to integrate 2D materials into future microelectronic systems.