Optimized BIST Architecture for Logic Circuit Testing using Low-Power and Area-Efficient mod-GDI Technique