A novel framework for automated configuration-driven verilog memory model generation and standardized UVM based verification with integrated testing