Optimized QCA-Based SRAM Cell Using a D-latch: Design and Performance Analysis