A 12-Bit 100-MS/s Nonbinary SAR-Assisted SAR ADC in 65-nm CMOS

This manuscript presents a 12-bit 100-MS/s nonbinary successive approximation register (SAR)-assisted analog-to-digital converter (ADC) implemented in a 65-nm CMOS process. To achieve an optimal trade-off among conversion speed, power consumption, and